Abstract-This paper describes the concept of the dynamic duty-cycle limiter of the boost dc-dc converter. Duty-cycle limitation in boost converters is usually used to protect the bottom switch against an excessive current, and also to avoid instability occurring at high duty-cycle operations. Compared to fixed limitation, dynamic limiter enables to detect and maintain maximal possible output voltage V MAX , when desired output voltage cannot be provided e.g. due to excessive load current or increased resistance of the switches. This feature allows to extend the operation range of the converter and powered device. Developed method applies to low power converters, and it is based on the power balance condition detection circuit. This detection is realized via simple and low consumption voltage sensing. Paper presents description of the method, circuit implementation and shows simulated results obtained with integrated 0.13μm CMOS boost dc-dc converter.
I. INTRODUCTION
Boost converter is a non-isolated power converter that may be used when a higher output voltage than the one provided by the input source is required. It contains two power switches, one inductor and an output capacitor. For an ideal converter (R COIL , R LOW , and R HIGH = 0), the output voltage can be determined by the volt-second balance as a function of the input voltage V IN and dutycycle D [1] :
The inductor (or input) current can be obtained as function of the load and duty-cycle:
For ideal boost converter, a zero duty-cycle D provides V OUT = V IN , whereas for D → 1 results in infinite output voltage V OUT , and also infinite inductor current I COIL . Compared to ideal V OUT (1) , real converter produces lower output voltage for the same duty-cycle. This limitation can be demonstrated by the circuit of real boost converter Fig. 1 a) . This converter contains inductor and switches parasitic resistances R COIL , R BOT and R HIGH . At high output current, these resistances are responsible for dominant power loss of the converter [1] . Steady-state output voltage V OUT of real boost converter can be obtained by the help of averaged model shown in Fig. 1 b) . Here, technique of linearization [2] , [4] employing controlled sources was used. DC analysis of this model allows to obtain the output voltage as: Fig. 1 . a) boost dc-dc converter with dominant resistive parasitic elements [1] , b) linearized model [2] , [4] . In normal mode of the feedback regulation, the control loop maintains the desired output voltage, and converter operates below the critical duty-cycle D CRIT . However, due to e.g. high load current, insufficient input power, or increase of the converter switches resistance (due to the temperature increase, or by the drop of the MOSFET switch gate-source voltage), V OUT can decrease below desired value (1) , and the feedback loop saturates. In an extreme scenario, controller increases the duty-cycle D above D CRIT and the conversion gain V OUT /V IN becomes negative. Beyond the loop instability, high duty-cycle operation leads to excessive inductor current (2) and potential damage of the bottom switch. 
and is independent on R HIGH (R HIGH can be seen as a part of the load).
In order to avoid the gain polarity inversion and also the excessive inductor current I COIL , duty-cycle is usually clamped to a fixed value D MAX [1] , [3] . This maximal duty-cycle is designed in a way to always maintain positive conversion gain, e.g. D MAX < 0.67 in Fig. 2 . In this paper, concept of the dynamic duty-cycle limitation is described. Presented circuit allows to automatically determine the optimal duty-cycle D CRIT for wide range of load, switch and inductor resistances. The dynamic limitation is based on the power balance concept presented in section II. Implementation of the critical duty-cycle detection circuit is described in section III, whereas feedback loop circuit allowing dynamic (real-time) limitation is described in section IV. This section also present results obtained by the postlayout simulations of the integrated CMOS converter.
II. POWER BALANCE METHOD
In linear circuits, maximal power that can be transferred from a voltage source V 0 with output resistance R OUT is obtained, when R OUT is matched to the load resistance, i.e. R OUT = R LOAD . In this case, P LOSS dissipated on the source resistance is equal to the power P LOAD delivered to the load:
The output resistance R OUT of the boost converter can be obtained by DC analysis of the linear model Fig. 1 
where the output resistance increase with duty-cycle ratio. The R OUT allows us to rewrite the output voltage (3) as V OUT = V 0 − R OUT I LOAD . Here, V 0 corresponds to ideal output voltage (1).
As already mentioned, the maximal power transfer theorem (5) applies for linear circuits only. This signifies, that R OUT (but not R LOAD ) should be constant, independent on the load current. However, inserting D CRIT into (6), result in R OUT(CRIT) being a function of R LOAD , and thus of the output current I LOAD :
A condition of linearity of R OUT(CRIT) can be derived from equation R OUT(CRIT) = R L , resulting in:
In other words, when R LOW = R HIGH , R OUT(CRIT) is constant and equal to R L . This corresponds to the condition of the impedance matching required by (5).
Fortunately, mismatch R LOW ≠ R HIGH has very low impact to the maximum power point. This low sensitivity can be demonstrated by the plot shown in It is interesting to mention, that for a converter operating at D = D CRIT (4), the inductor current has constant value I COIL(CRIT), which is independent on the load resistance R LOAD :
By regulating I COIL to I COIL(CRIT) (e.g. via duty cycle or load resistance value), maximal output power operation can be obtained. However, this regulation would requires an accurate knowledge and high time stability of R COIL , R SW and V IN . Next section presents an approach allowing to obtain the power balance condition (5) through simple and low consumption voltage sensing of the converter internal nodes.
III. CRITICAL DUTY-CYCLE DETECTION In order to provide detection of the power balance condition (5), power dissipated in the converter and load resistances needs to be measured. As shown in the converter schematic in Fig. 1 a) , the inductor current is commutated between the low and high side switch resistances R LOW and R HIGH during D and (1−D) fraction of the period T SW . Power dissipated in the converter structure can be then written as weighted contribution of R LOW and R HIGH :
The entire load current I LOAD is delivered through the high-side switch during (1−D) portion of the period T SW . Load power P LOAD from (5) can be then written as:
Comparing P OUT to (10) as required by power balance (5) results in: 
A. Measurement of the Average Voltages
The boost converter with RC filter voltage sensing circuits is shown in Fig. 4 . Here, measured average voltages indicated by the arrows correspond to terms mentioned in (13). Typically, inductor current in CCM (continuous conduction mode) converter delivering high output current contains a DC component with a small triangular ripple part. Consequently, DC voltage V COIL_AVG can be obtained by filtering inductor terminal voltage. This approach is frequently used in current sensing circuits such as [6] . In order to compare left and right side of (13), three floating voltages are to be measured and added. Ideally, this would require at least three differential high-input impedance amplifiers.
B. Modified Power Balance Sensing Circuit
In order to simplify the circuit implementation of the power balance detection, Eq.(13) has to be rearranged. In particular, R COIL •I COIL can be split as:
Using this term in (13) reveals the power balance condition (5) to be:
Here, terms with D and (1−D) can be collected: (2) is V OUT − I COIL (R COIL + R HIGH ). Consequently, weighting by the term (1−D) is provided by PWM modulator B, and allows us to obtain the left side of (16). Behavior of power balance sensing circuit from Fig. 5 is shown by the switched-mode simulation in Fig 6. Here, we notice that V D_AVG increases with increasing dutycycle, whereas V (1−D)_AVG decreases. Circuit of dynamic duty-cycle limiter feedback loop is shown in Fig. 7 . Here, we can see the main feedback loop PID controller (can be also be part of the currentmode controller), and the dynamic duty-cycle limitation circuit connected to the detection circuit from Fig. 5 . The dynamic limitation circuit interacts with the PID controller via programmable saturation block. In order to protect the high-impedance voltages V (1−D)_AVG and V D_AVG , the duty-cycle limitation controller is realized by an OTA with very high input impedance [7] . The voltage buffer creates a low-impedance output with small derivative response, which allows to improve the speed of the duty-cycle limitation feedback loop. The block of programmable saturation shown in Fig. 7 is placed inside main PID controller. This allows to prevent the integrator from accumulating an input error, when the main feedback loop is saturated (anti wind-up [8] ). In fact, programmable saturation block is realized by powering the last (output) stage of the PID operational amplifier by V ERROR_MAX . Operation of the dynamic duty-cycle limitation can be demonstrated by the load transient simulation shown in As we can see, the converter output voltage V OUT reaches highest possible value, and allows to deliver maximal output power (voltage) for given operating conditions. This is visualized in Fig. 8 by comparison with open-loop simulation of the converter with 6Ω load, and D linearly increasing from zero to one. IV. INPUT SOURCE RESISTANCE POWER SENSING As given by the power balance condition (5), the power dissipated in converter must be equal to the power dissipated by the load. However, if the input source resistance R IN is not negligible, it must be included in the consideration (R IN and R COIL are serially connected). In other word, power is to be added to P LOSS of (5). This situation is shown in Fig. 9 . 
V. CONCLUSION
The presented dynamic duty cycle limiter allows to maximize the output power of the boost dc-dc converter, when the main regulation loop is unable to provide desired output voltage. During this critical operation, maximization of the output power helps to guarantee the best possible biasing of the converter control circuits as well as the load. Consequently, this allows to avoid a premature circuit shoot-down, and improve optimal use of the input power source. Presented circuit was integrated in 0.13μm 5V CMOS process. Further work aims the characterization of the fabricated circuit, and focus on the optimization of the input source internal resistance power loss sensing.
